



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|------------------------------|-------------|----------------------|---------------------|------------------|
| 09/891,578 | 06/25/2001 | Jun Kim | RAMB-01067US0 | 3316 |
| 38456 | 7590 | 09/06/2005 | EXAMINER | |
| DENIRO/RAMBUS | | | CHANG, EDITH M | |
| 685 MARKET STREET, SUITE 540 | | | ART UNIT | |
| SAN FRANCISCO, CA 94105 | | | PAPER NUMBER | |

2637

DATE MAILED: 09/06/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

| | | | |
|------------------------------|-------------------------------|----------------------------|--|
| Office Action Summary | Application No. 09/891,578 | Applicant(s) KIM ET AL. | |
| | Examiner Edith M. Chang | Art Unit 2637 | |

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 16 February 2005.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-47 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-47 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|---|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date: _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| Paper No(s)/Mail Date: _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Response to Arguments/Remarks

1. Applicant's arguments filed on February 16, 2005, have been fully considered but they are not persuasive.

Objections to the Claims

Argument: the suggested language is grammatically awkward.

Response: The rationale of the objection is given in the Claim Objections set forth in this Office Action.

For example in claim 6, line 8: "phase detection logic" should be "a phase detection logic" as the arrangement of circuit elements (also: the circuits themselves) needed for computation comprised in a device. "Logic" as the science of the formal principles of reasoning is not a patentable subject, in an apparatus claim, "a phase detection logic" as the arrangement of circuit elements is patentable.

§ 112 Rejection

Argument: Claims 5 and 10 comprising a phase detection logic deriving at least one correction value and further comprising a calibration logic compensating at least one of the first and second digital control values with the at least one derived correction are taught in Fig.5 described at page 12 of the specification.

Response: In Fig.5, the device comprise a first clock generator 84 generating a first clock signal CLKA; a second clock generator 84 generating a second clock signal CLKB (as recited in the independent claims 1 and 6); further comprises a calibration

Art Unit: 2637

logic 88 compensating at least one of the digital control values PHASEA and PHASEB with CLKA or CLKB. The limitations "*a phase detection logic*" that compares the first and second digital control values, and "*one correction value*" of the "*a phase detection logic deriving at least one correction value*" are *not disclosed* and described in Fig.5.

§ 102 Rejection

Argument: Regarding claims 15 & 18, the Fig.2 of the admitted prior art (APA) does not specify which signals comprise correction values and how any such values are derived from digital control values.

Response: In Fig.2 of APA, the *detect signal 30 comprising correction values* derived by the element 30 from the digital control values PHASE1 (the phase of CLK1) and PHASE2 (the phase of CLK2) stated on page 3 lines 6-12 of the specification as how to derive the correction values.

§ 103 Rejection

Regarding claims 1, 3-4, 6, 8-9, 11-14, and 25-47

Argument: The Waters reference Fig.4 produces digital outputs (56 and 58) derived from clock signals (46 and 62), they do not *control or establish* any phases.

Response: Fig.4 of Waters' device 30 comprises the phase detection latch 40 providing the correction values on bus 58, by comparing the phase of the input clock signal 46 on bus 37 (as CLK1) and the phase of an internal clock signal 62 on bus 50 (as CLK2), indicating the predetermined phase relation (column 5 lines 5-15 Waters) to NCO, that *controls the phase* of the internal clock CLK2.

As the APA suggests setting the PHASE1 in the initial repeated attempts (page 2, lines 11-13 of the specification) and varying the PHASE1 during operation (page 2, lines 16-17 of the specification), but not explicitly specifying the logic of the phase detector.

Waters teaches and shows the phase detection 40 providing *correction values* on bus 58 to NCO (as the clock source 20 Fig.2 APA) to generate clock signals with aligned phases (column 2, lines 23-24, column 6, lines 1-8). It is well known that the phase detector having the logic to compare the phases of the signals inputted; it would have been obvious to a one of ordinary skill in the art at the time the invention was made to have the phase detection logic taught by Water implemented in the element 31 of the APA to compare the phase values to detect a phase relationship between two clock signals to the selector 27 and to control the NCO (or the clock source 20) as well, for the purpose of having a phase detector in the digital apparatus to minimize the digital clock jitter (column 1 lines 44-48, column 2 lines 37-45).

Argument: However, the Waters circuit does the same thing as Fig.2: it compares the clock signals themselves, rather than the digital control values that establish the phases of the clock signals.

Response: the Waters circuit compares the digital control values (*phases established* in the clock signals) on bus 37 and 5 in the phase detection latch 40 (Figure 4). The phase detection circuit (Fig.2 APA) compares the phase values (degrees) established in the clock signals (the specification, page 3 lines 6-12) as well. Hence,

Art Unit: 2637

both APA and Waters teach comparing the digital control values (PHASE1 & PHASE2) established in the clock signals.

Argument: Although Waters uses digital phase values in his comparison, the digital phase values do not satisfy the recited elements in claim 1 of “establishing the phase” of the first or second clock signal.

Response: The APA Fig.2 discloses receiving the digital phase values *PHASE1 and PHASE2 (as the digital control values)* establishing the phase of the clock signals CLK1 and CLK2 as recited in the Claim 1.

Specification

2. The disclosure is objected to because of the following informalities:

On page 9, line 3, ‘Latching logic 62” should be “Latching logic 64”

Appropriate correction is required.

Claim Objections

3. Claims 6-10, 13-14, 18-20, 23-24 and 41-47 are objected to because of the following informalities:

Claim 6, line 8: “phase detection logic” should be “a phase detection logic” as the arrangement of circuit elements needed for computation (also: the circuits themselves) comprised in a device, the specific singular subject of “compares”, and as the antecedent basis for “the phase detection logic” recited in the claim 7.

Claim 8, line 2: "calibration logic" should be "a calibration logic" and line 6: "latching logic" should be "a latching logic".

Claims 9 & 10, line 2: "calibration logic" should be "a calibration logic".

Claim 13, line 4: "calibration logic" should be "a calibration logic" and line 7: "evaluation logic" should be "an evaluation logic".

Claim 18, line 5: "calibration logic" should be "a calibration logic".

Claim 23, line 6: "calibration logic" should be "a calibration logic".

Claim 41, line 9: "evaluation" should be "an evaluation" and line 12: "latching" should be "a latching".

Claims 7, 14, 19-10, 24 and 42-47 are dependent directly or indirectly on the objected claims 6, 13, 18, 23 and 41.

Appropriate correction is required.

Claim Rejections - 35 USC § 112

4. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

5. Claims 5 and 10 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the enablement requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention.

In claim 5 lines 7-12 and claim 10 lines 6-11, the phase detection logic derives at least one correction value with which the calibration logic compensates one of the two digital control values, however in the disclosure of the application, there is no drawing or description to teach the derived correction value from the phase detection logic fed back to the calibration logic for compensating one of the control values to account for different propagation delays of the first and second clock signals.

In Fig.5, the device comprise a first clock generator 84 generating a first clock signal CLKA; a second clock generator 84 generating a second clock signal CLKB (as recited in the independent claims 1 and 6); further comprises a calibration logic 88 compensating at least one of the digital control values PHASEA and PHASEB with CLKA or CLKB. The limitations "*a phase detection*" and "*one correction value*" of "*a phase detection logic deriving at least one correction value*" are *not disclosed* and described in Fig.5.

Claim Rejections - 35 USC § 102

6. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.

7. Claims 15-20 are rejected under 35 U.S.C. 102(a) as being anticipated by admitted prior art (APA, Fig.2).

Regarding **claims 15 & 18**, in Fig.2, the APA discloses *a plurality of clock*

Art Unit: 2637

generators, elements 20 & 22 with PHASE1 setting *to generate* the CLK1 with phase having set PHASE1 value and elements 20 & 23 with PHASE2 setting *to generate* the CLK2 with phase having set PHASE2 value (page 1 line 25-page 2 line2 APA), wherein the phase of CLK1 is *delayed/varied* by element 33 in the phase detection 31 (the *calibration logic*) to produce phase difference, wherein the phase detection circuit 31 *derives correction values* (on 30) producing the phase difference/relationship (page 3, lines 6-12 APA).

Regarding **claims 16 & 19**, in Fig.2, the APA discloses the clock signals having approximately identical phases when choosing the phase relationship (element 33) by setting/deriving the control value.

Regarding **claims 17 & 20**, the APA discloses one common reference clock 20.

Claim Rejections - 35 USC § 103

8. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

9. Claims 1, 3-4, 6, 8-9, 11-14 and 25-47 are rejected under 35 U.S.C. 103(a) as being unpatentable over admitted prior art (APA, Fig.2) in view of Waters (US 5,479,457).

Regarding **claims 1 & 6**, in the Fig.2 the Admitted Prior Art (APA) discloses a device comprising a first clock generator (element 23 with PHASE2 setting) taking in

Art Unit: 2637

PHASE2 value to generate a clock signal with the phase of PHASE2, a second clock generator (element 22 with PHASE1 setting to generate a clock signal with the phase of PHASE1); and a phase detector (element 31) comparing the PHASE1 of the second clock signal and PHASE2 of the first clock signal, however the APA does not explicitly specify the detail of the phase detection logic. Waters teaches the digital phase detector element 40 in Figure 4, wherein it takes two digital words from lines 48 and 50 representing the phase values of two clock signals (clock signals on lines 46 and 62) to compare and produce a 'phase difference on line 56. It is well known that the phase detector having the logic to compare the phases of the signals inputted, as the APA (Fig.2) having the phase detector, it would have been obvious to a one of ordinary skill in the art at the time the invention was made to have the phase detection logic taught by Water implemented in the element 31 of the APA to compare the phase values to detect a phase relationship between two clock signals for the purpose of having a phase detector in the digital apparatus to minimize the digital clock jitter (column 1 lines 44-48, column 2 lines 37-45).

Regarding **claims 3 & 8**, in Fig.2, the APA discloses the calibration logic element 22 with PHASE I setting to set the first clock signal (CLKI) having the phase of PHASE I value; the flip/flop element 25 clocked by the CLKI to latch the DATAIN to produce the captured data CDATE; and elements 26 and 27 latching CDATE to produce the synchronized data signal SDATE in response to the signal on line 30 from the phase detection element 31, therefore the APA discloses the invention recited in the claims.

Regarding **claims 4 & 9**, the APA discloses receiving the received signal DATAIN as an oscillating signal having a clock period (as a third clock signal), the PHASE I set to calibrate the phase of CLK1 relative to DATAIN the third clock signal; the phase detection circuit element 31 comparing the CLK1 and CLK2 to clock/determine the DATAIN.

Regarding **claims 11 & 13**, in Fig.2, the APA discloses a clock signal CLKI generated with a phase of the phase control value PHASE I related to the reference clock 20; the element 22 with the PHASEI setting (as the calibration logic) varies the phase value of the clock signal CLKI to produce a phase relationship between the CLK1 and the phase of the received signal latched at element 25, wherein the received signal can be an oscillating signal having a clock period (as a clock signal); and a phase detection circuit element 31 (the evaluation logic), but the APA does not specify the logic to evaluate the phase values. However Waters teaches the digital phase detector element 40 in Figure 4, wherein it takes two digital words from lines 48 and 50 representing the phase values of two clock signals (clock signals on lines 46 and 62) to compare and produce a phase difference on line 56. It is well known that the phase detector having the logic to compare the phases of the signals inputted, as the APA (Fig.2) having the phase detector, it would have been obvious to a one of ordinary skill in the art at the time the invention was made to have the phase detection logic taught by Water implemented in the element 31 of the APA to compare the phase values to detect a phase relationship between two clock signals for the purpose of having a phase

Art Unit: 2637

detector in the digital apparatus to minimize the digital clock jitter (column 1 lines 44-48, column 2 lines 37-45).

Regarding claims 12 & 14, the APA discloses setting PHASEI such that the CLKI having a phase relationship related to the phase of the DATAIN, and the relationship can be approximately equal to as choice.

Regarding **claims 25, 34 & 41**, in Fig.2, the APA discloses a device and its method, the device comprises a clock generator generating the CLK1 (input clock generator) with the setting PHASEI value related to the reference source element 20, the target clock signal CLK2, and the received signal DATAIN that the CLK1 clocks the DATAIN in latch 25 to produce the captured data CDATE; the phase detection circuit element 31 (the evaluation logic) to evaluate and compare the phase values of the two clock signals CLKI and CLK2 to produce a signal on line 30 to clock the CDATE latched at 26 (latching logic) to produce a synchronized data clocked by CLK2, but the APA does not explicitly specify the logic used to evaluate the phase values. Waters teaches the digital phase detector element 40 in Figure 4, wherein it takes two digital words from lines 48 and 50 representing the phase values of two clock signals (clock signals on lines 46 and 62) to compare and produce a phase difference on line 56. It is well known that the phase detector having the logic to compare the phases of the signals inputted, as the APA (Fig.2) having the phase detector, it would have been obvious to a one of ordinary skill in the art at the time the invention was made to have the phase detection logic taught by Water implemented in the element 31 of the APA to compare the phase values to detect a phase relationship between two clock signals for the purpose of

having a phase detector in the digital apparatus to minimize the digital clock jitter (column 1 lines 44-48, column 2 lines 37-45).

Regarding **claims 26-27, 35-36 & 43-44**, in Fig.2, the APA discloses the phase detection circuit element 31 comparing the PHASE1 of CLK1 to a reference value represents a 90 degree phase offset/lead from the CLK2 (elements 33 & 31), wherein the element 33 delays the CLK1 comparing to CLK2.

Regarding **claims 28-30, 40 & 42**, the APA discloses the phase detection circuit element 31 comparing the PHASE 1 of CLK1 (the input phase of the input timing signal) to PHASE2 of CLK2 (the target phase of the target timing signal), wherein the CLK2 is generated in response of the set PHASE2 and CLK1 is generated in response of the set PHASE 1.

Regarding **claims 31, 37 & 45**, the modified APA device or method with Waters' teaching discloses that the phase value is a digital word on line 50 in Figure 4 of Waters '457.

Regarding **claims 32, 38 & 46**, in Fig.2 and page 3 lines 6-12 of the current application, the APA teaches the element 31 determines the timing phase to clock the CDATE, the timing phase to be the CLK2 (choosing the element 26a) if CLK2 lags CLK1 more than 90 degree, to be the complement of CLK2 (180 degree relative to the CLK2, choosing the element 26b) if CLK2 lags CLK1 less than 90 degree.

Regarding **claims 33, 39 & 47**, in Fig.2, the APA teaches the latch element 24 clocking the synchronized data signal SDATA with CLK2 the target timing signal.

Art Unit: 2637

10. Claims 2 and 7 are rejected under 35 U.S.C. 103(a) as being unpatentable over admitted prior art (APA, Fig.2) in view of Waters (US 5,479,457) as applied to claims 1 and 6 above, and further in view of Brandt (US 5,859,550).

Regarding **claims 2 & 7**, the modified APA with Water's teaching does not show the process, voltage, and temperature (PVT) circuit, however further Brandt teaches the PVT compensated circuit in the clock distribution system in FIG.4. It would have been obvious to a one of ordinary skill in the art at the time the invention was made to have the PVT-sensitive circuit taught by Brandt in the device that the PVT takes the CLK1 and CLK2 as inputs in response to the phase difference of the two clock signals to compensate the process, voltage, and temperature variation for the purpose to reduce the clock skew and get accurate clock signals (column 4 lines 20-25).

11. Claims 21-24 are rejected under 35 U.S.C. 103(a) as being unpatentable over admitted prior art (APA, Fig.2) in view of Brandt (US 5,859,550).

Regarding **claims 21 & 23**, in Fig.2, the APA discloses a device and its method, the device comprising the element 22 with PHASE1 setting to generate CLK1 clock signal having phase PHASE1 set relative to the reference clock source 20; a delay element 33 delaying the CLK1 wherein the delay element is subject to PVT variation, but does not specify the PVT adjustment. However Brandt teaches the PVT-compensated circuit in the clock distribution system in FIGA. It would have been obvious to a one of ordinary skill in the art at the time the invention was made to have the PVT-sensitive circuit taught by Brandt in the APA's device that the PVT takes the

Art Unit: 2637

delayed CLK1 from the output of element 33 and CLK2 as inputs in response to the phase difference of the two clock signals to compensate the process, voltage, and temperature variations for the purpose to reduce the clock skew and get accurate clock signals (column 4 lines 20-25). This modified device has the PVT circuit being responsive to the PVT adjustment value which is the output of the element 510 Phase Detector FIG.5 '550 to compensate the variations.

Regarding **claims 22 & 24**, the APA teaches setting PHASE1 such that the CLK1 having a phase relationship related to the phase of the clock source 20, and the relationship being approximately equal to as choice.

Conclusion

12. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the mailing date of this final action.


Art Unit: 2637

13. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Edith M. Chang whose telephone number is 571-272-3041. The examiner can normally be reached on M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jay K. Patel can be reached on 571-272-2988. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Edith Chang
August 22, 2005


YOUNG T. TSE
PRIMARY EXAMINER